- Next-generation Cadence Tensilica Fusion DSP Core Expands Capabilities, Aspirations
- CEVA Second-generation Deep Learning Toolset Supports Additional Frameworks and Topologies
- Jeff Bier’s Impulse Response—Going Deep: Why Depth Sensing Will Proliferate
- Case Study: How to Implement Deep Learning for Vision on Embedded Processors
- New Synopsys Processor Core Targets Traditional- and Deep Learning-based Embedded Vision
March 31, 2015 | Write the first comment.
Back in early 2010, Xilinx first began discussing its "Extensible Processing Platform" concept, followed by a formal introduction of the Zynq-7000 product family one year later (with initial sampling another year after that). Zynq-7000 wasn't the first processor-plus-programmable
Emerging and evolving options for high-level design of FPGAs is a topic of ongoing interest at InsideDSP . Recently, for example, BDTI covered the latest version of Calypto's Catapult C-based design environment. Similarly, in August 2012 InsideDSP discussed the C-based high-level
High-level synthesis (HLS) is a trend that BDTI has been following for quite some time, beginning with its several-decade-old academic foundations . Most commercial high-level synthesis efforts have focused on C-based design (whether ANSI C, C++ or SystemC), with toolsets that provided for
Included in an article on FPGA benchmarking in the September 2011 edition of InsideDSP , BDTI wrote: In design situations where optimum performance and/or power consumption is required, implementing digital signal processing functions in dedicated hardware versus software becomes an
Altera's Next-Generation FPGAs: Advanced Process Lithographies Lead to Performance, Power Consumption Efficiencies
Intel is widely regarded as being not only the world's largest semiconductor supplier, but also a leading-edge manufacturing process developer and implementer. While foundries such as TSMC are still finalizing their 20 nm processes, for example, Intel has been shipping 22 nm-based production
March 13, 2013 | Write the first comment.
Back in September 2011 , an InsideDSP article described a just-published analysis conducted by BDTI and sponsored by Altera, evaluating the viability of implementing complex hardware-accelerated single-precision floating-point functions on FPGA fabric. As I wrote then: To date, FPGAs have
Within a technical article published in the August 2012 edition of InsideDSP , I wrote: As FPGAs have evolved, the means by which engineers create FPGA designs have also evolved. In particular, design techniques employing increasingly higher levels of abstraction have been required to
Over the past 25 years, programmable logic devices have grown in capacity and capability through lithography advancements and the integration of specialized functional blocks. First were dedicated memory arrays derived from the same SRAM used to build logic cells. Next came dedicated-function
BDTI Study Validates FPGA Floating-Point Digital Signal Processing Viability, Altera Design Toolset Capabilities
In design situations where optimum performance and/or power consumption is required, implementing digital signal processing functions in dedicated hardware versus software becomes an attractive proposition. A FPGA is a particularly compelling silicon platform for realizing this aspiration,
March 30, 2011 | Write the first comment.
In early 2010, Xilinx previewed its vision for what it calls an “extensible processing platform”—a highly integrated combination of a high-performance embedded processor subsystem and an FPGA. Earlier this month, that vision came one step closer to reality with