DSP Benchmark Results for the Latest VLIW-Based Processors

Berkeley Design Technology, Inc.

www.BDTI.com



Copyright © 2000 Berkeley Design Technology, Inc.

Outline

- VLIW basics and a case study
 - What's VLIW?
 - Why VLIW?
 - The TMS320C62xx
 - Advantages, disadvantages of VLIW
- Other VLIW DSP architectures
 - StarCore SC140
 - Infineon Carmel
 - TI TMS320C64xx
 - TI TMS320C55xx
- Benchmark results and analysis



© 2000 Berkeley Design Technology, Inc.

© 2000 Berkeley Design Technology, Inc.

ICSPAT 2000 Page 1 October 19, 2000

Multi-Issue Architectures

A Break From the Past for DSPs

- ◆ Until ~1997, most DSPs were very similar
 - Specialized execution units
 - Specialized, complex instruction sets
 - Difficult to program in assembly
 - Unfriendly compiler targets
 - One instruction per instruction cycle
- Multi-issue architectures are different
 - Multiple independent instructions per cycle
 - Often, simple, orthogonal instruction sets






© 2000 Berkeley Design Technology, Inc.

Multi-Issue DSP Architectures: Why?

- Big performance boost, plus:
 - More regular architecture for better compilability
 - RISC-based approach
 - E.g., TMS320C62xx, SC140
 - or -
 - Maintain compatibility
 - Probably not RISC
 - E.g., TMS320C55xx



© 2000 Berkeley Design Technology, Inc.




Characteristics of VLIW Processors

- Multiple independent instructions per cycle, packed into single large "instruction word" or "packet"
 - Execution unit destination for each sub-instruction may be implied by instruction position, or may be encoded within each sub-instruction
- Large complement of independent execution units
- In most cases: more regular, orthogonal, RISC-like instructions
 - Usually wider than typical DSP instructions
 - Usually simpler than typical DSP instructions
 - Large, uniform register sets
- Wide program and data buses



© 2000 Berkeley Design Technology, Inc.



Advantages of VLIW Architectures

- Increased performance
- Better compiler targets
- Potentially easier to program
- Potentially scalable
 - Can add more execution units, allow more instructions to be packed into the VLIW instruction
 - Or remove duplicated execution units, to reduce cost



© 2000 Berkeley Design Technology, Inc.

Challenges for VLIW Architectures

- New kinds of programmer/compiler complexity
 - Programmer (or code-generation tool) must optimize instruction scheduling
 - Deep pipelines and long latencies can be confusing, may make peak performance elusive
- Increased memory use
 - High program memory bandwidth requirements
- Often, poor energy efficiency
- Misleading MIPS ratings



© 2000 Berkeley Design Technology, Inc.

StarCore SC140 Core

The First Implementation of the SC100

- Up to 6 instructions per cycle
 - Fewer than 'C62xx, but more powerful
 - 4 MACs/cycle vs 2 for 'C62xx
- Short (5-stage) pipeline
- Current development chip operates at 300 MHz at 1.5 volts





© 2000 Berkeley Design Technology, Inc.

© 2000 Berkeley Design Technology, Inc.

ICSPAT 2000 Page 5 October 19, 2000

StarCore SC140 Uses 16-bit instructions with optional 16-bit prefixes ("VLES") Results in very good code density • Prefixes used for, e.g., conditional execution, extended register options Instruction 1 Single Instruction **Execution Set** Instruction 1 Instruction N Multiple Instructions Prefix 1 Instruction 1 Instruction N Single Prefix Multiple Prefix 1 **Prefix M** Instruction 1 Instruction N **Prefixes** © 2000 Berkeley Design Technology, Inc.

StarCore SC110 Core A Scaled-Down VLIW Core

- Reduced-cost SC100 family member
- Up to 3 instructions per cycle
 - One MAC/ALU/Shift, two AGU
- Narrower buses than SC140
 - 64 bits vs 128 bits in SC140
- Projected 300 MHz at 1.5 volts
- Targets DSL modems, wireless handsets, IP telephony, automotive, consumer electronics



MAC

ALU

Shift

BMU

© 2000 Berkeley Design Technology, Inc.

© 2000 Berkeley Design Technology, Inc.

ICSPAT 2000 Page 6 October 19, 2000

Infineon Carmel

- ◆ 16-bit fixed-point VLIW DSP core from Infineon (Siemens)
 - In silicon at 180 MHz, 0.18 μm
- Two data paths, six execution units





- Mixed-width 24/48-bit instruction set
- Can execute in parallel:
 - One 48-bit instruction, or
 - One or two 24-bit instructions, or
 - Up to six instructions as part of a "CLIW"



© 2000 Berkeley Design Technology, Inc.

Infineon Carmel

CLIW (Configurable Long Instruction Word)

General format:

```
cliw name (operand1, ..., operand 4) {
   ALU1 || MAC1 || ALU2 || MAC2 || MOV1 || MOV2
}
```

Example CLIW:

₽DTi

© 2000 Berkeley Design Technology, Inc.

© 2000 Berkeley Design Technology, Inc.

ICSPAT 2000 Page 7 October 19, 2000

TI TMS320C64xx


'C62xx Gets Major Enhancements


- Still 8-issue architecture, but each instruction and execution unit can do more
- New instructions support SIMD; e.g.,
 - Dual 16-bit multiplies in each multiplier
 - Unaligned loads/stores
 - 8-bit operations for image/video processing
- Data bandwidth doubled: eight 16-bit words/cycle
- Uses dynamic caches
 - Enables high performance without large on-chip RAM
 - A new trend in DSPs, but execution times vary
- ◆ Targeting 600 MHz, 1.5 V, samples 1Q01


© 2000 Berkeley Design Technology, Inc.



15









© 2000 Berkeley Design Technology, Inc.

ICSPAT 2000 Page 9 October 19, 2000






© 2000 Berkeley Design Technology, Inc.

ICSPAT 2000 Page 10 October 19, 2000

Algorithm Kernel Benchmarks

A Natural Approach for DSP Benchmarks

- DSP algorithm kernels are the most computationally intensive portions of DSP applications.
- Example algorithm kernels include
 - FFTs
 - IIR filters
 - Viterbi decoders ...
- Application-relevant algorithm kernels are strong predictors of overall performance.







© 2000 Berkeley Design Technology, Inc.


Why Use Algorithm Kernels?

Algorithm kernels are good benchmark candidates because they are:

- Relevant
- Practical to specify and implement
- Relatively simple to optimize









© 2000 Berkeley Design Technology, Inc.


ICSPAT 2000 Page 12 October 19, 2000






© 2000 Berkeley Design Technology, Inc.


ICSPAT 2000 Page 13 October 19, 2000






© 2000 Berkeley Design Technology, Inc.


ICSPAT 2000 Page 14 October 19, 2000





© 2000 Berkeley Design Technology, Inc.

ICSPAT 2000 Page 15 October 19, 2000



Conclusions

- Performance...
 - depends on the application
 - => Use appropriate benchmarks
 - is more than speed
- VLIW-based DSPs...
 - are speedy
 - can be energy efficient or energy hogs
 - can be memory efficient or memory hogs
 - can be better compiler targets
 - But compilers are far from perfect today
 - are usually not compatible with their predecessors

&DTi

© 2000 Berkeley Design Technology, Inc.

© 2000 Berkeley Design Technology, Inc.

ICSPAT 2000 Page 16 October 19, 2000

VLIW Architectures for DSP

For More Information...

Free resources on BDTI's web site,

http://www.BDTI.com

- DSP Processors Hit the Mainstream covers DSP architectural basics and new developments.
 Originally published in IEEE Computer magazine.
- Evaluating DSP Processor Performance, a white paper from BDTI.
- Numerous other BDTI article reprints, slides
- comp.dsp FAQ
- DSP

© 2000 Berkeley Design Technology, Inc.



22