

Use a Microprocessor, a DSP, or Both?

Insight, Analysis, and Advice on Signal Processing Technology



Use a Microprocessor, a DSP, or Both? (ESC-304)

Jeff Bier
Berkeley Design Technology, Inc.
Berkeley, California USA
+1 (510) 665-1600

info@BDTI.com
<http://www.BDTI.com>

© 2007 Berkeley Design Technology, Inc.



Workshop Outline

- Definitions
- DSP algorithms shape DSPs
- Design goals for embedded DSP
- Comparing performance
- When to use which
- Conclusions

© 2007 BDTI

INSIGHT • ANALYSIS • ADVICE
ON SIGNAL PROCESSING TECHNOLOGY

2

© 2007 Berkeley Design Technology, Inc.

Use a Microprocessor, a DSP, or Both?

BDTi

Definitions

Microprocessors—General-Purpose Processors (GPPs)

- 32-bit GPPs for embedded applications
 - E.g., ARM ARM7

Digital Signal Processors (DSPs)

- Microprocessors specialized for signal processing applications
 - E.g., Texas Instruments C55x+

DSP-enhanced GPPs

- GPPs with DSP features
 - E.g., MIPS24KE

© 2007 BDTI INSIGHT • ANALYSIS • ADVICE ON SIGNAL PROCESSING TECHNOLOGY 3

BDTi

Example Processors

Signal-Processing-Specific

General-Purpose

Lower Performance **Higher Performance**

ARM7, ARM9, ARM9E, ARM10, ARM11, 58000E, 'C24x, 'C28x, 'C54x, 'C55x, Blackfin, 'C62x, 'C64x, 'C64x+ SC3400, PowerPC (G4), P4

© 2007 BDTI INSIGHT • ANALYSIS • ADVICE ON SIGNAL PROCESSING TECHNOLOGY 4

© 2007 Berkeley Design Technology, Inc.

Use a Microprocessor, a DSP, or Both?



DSP Algorithms Shape DSPs

How Signal Processing is Different From Other Tasks

- Very computationally demanding
- Requires attention to numeric fidelity
- High memory bandwidth requirements
- Streaming data—and lots of it
- Predictable data access patterns
- Execution-time locality
- Math-centric
- Real-time constraints
- Standards: algorithms, interfaces

© 2007 BDTI

INSIGHT • ANALYSIS • ADVICE
ON SIGNAL PROCESSING TECHNOLOGY

5



DSP Algorithms Shape DSPs

Computational demands	→	Multiple parallel execution units, hardware acceleration of common DSP functions
Numeric fidelity	→	Accumulator registers, guard bits, saturation hardware
High memory bandwidth	→	Harvard architecture, support for parallel moves
Predictable data access patterns	→	Specialized addressing modes, e.g., modulo, bit-reversed

© 2007 BDTI

INSIGHT • ANALYSIS • ADVICE
ON SIGNAL PROCESSING TECHNOLOGY

6

© 2007 Berkeley Design Technology, Inc.

Use a Microprocessor, a DSP, or Both?



DSP Algorithms Shape DSPs

Execution-time locality	→	Hardware looping, streamlined interrupt handling
Math-centricity	→	Single-cycle multiplier(s) or MAC unit(s), MAC instruction
Streaming data	→	Data memory usually SRAM, not cache; DMA
Real-time constraints	→	Few dynamic features, on-chip SRAM instead of cache
Standards	→	16-bit data types; rounding, saturation modes

© 2007 BDTI INSIGHT • ANALYSIS • ADVICE
ON SIGNAL PROCESSING TECHNOLOGY 7





Example: Video Processing

- Computational demands: high
 - Example: color conversion
 - CIF (352 by 288 pixel), 15 fps, conversion (without any interpolation) requires over 18 million operations per second
- Numeric fidelity: 8 to 12-bit pixels
- High memory bandwidth
 - E.g., D1 video (720x480), 30 fps
 - (720*480 pixels) (3 RGB values) (8 bits) (30 frames) = 31.1 Mbytes/second
- Highly parallelizable
- Predictable data access patterns
 - Motion estimation and compensation notable exceptions

© 2007 BDTI INSIGHT • ANALYSIS • ADVICE
ON SIGNAL PROCESSING TECHNOLOGY 8

© 2007 Berkeley Design Technology, Inc.

Use a Microprocessor, a DSP, or Both?



© 2007 Berkeley Design Technology, Inc.

Use a Microprocessor, a DSP, or Both?

BDTi

Processor Selection Factors for Embedded DSP Applications

Performance
Development Effort
Development Risk
Roadmap Risk
Cost
Size
Power

© 2007 BDTI INSIGHT • ANALYSIS • ADVICE
ON SIGNAL PROCESSING TECHNOLOGY 11

BDTi

Performance

- Data path
 - Computational resources
 - SIMD
- Memory architecture
 - Harvard vs. Von Neumann
 - Cache vs. SRAM with DMA
- Real-time considerations
 - Non-determinism
 - Dynamic features

© 2007 BDTI INSIGHT • ANALYSIS • ADVICE
ON SIGNAL PROCESSING TECHNOLOGY 12

© 2007 Berkeley Design Technology, Inc.

Use a Microprocessor, a DSP, or Both?



Comparing DSPs and GPPs

Data Path

<p><u>Low-end DSP</u></p> <p>Dedicated hardware performs all key arithmetic operations in 1 cycle</p> <p>Usually 16-bit, fractional, integer</p> <p>Hardware support for managing numeric fidelity</p> <ul style="list-style-type: none">• Guard bits, saturation, rounding modes, ... <p>Limited bit-manipulation capabilities</p>	<p><u>Low-end GPP</u></p> <p>Multiplies often take >1 cycle</p> <p>Multi-bit shifts often take >1 cycle</p> <p>Usually 32-bit, integer only</p> <p>Saturation, rounding typically take extra cycles</p> <p>May have superior bit-manipulation capabilities</p>
---	--

© 2007 BDTIINSIGHT • ANALYSIS • ADVICE
ON SIGNAL PROCESSING TECHNOLOGY13



Comparing DSPs and GPPs

Data Path

<p><u>High-performance DSP</u></p> <p>Up to 8 arithmetic units</p> <p>Some specialized arithmetic units</p> <ul style="list-style-type: none">• E.g., MAC unit, Viterbi unit <p>Support multiple data sizes</p> <p>Limited to excellent bit-manipulation capabilities</p> <p>Hardware support for managing numeric fidelity</p>	<p><u>High-performance GPP</u></p> <p>1-3 arithmetic units</p> <p>General-purpose arithmetic units</p> <ul style="list-style-type: none">• E.g., integer unit, floating-point unit <p>Support multiple data sizes</p> <p>May have superior bit-manipulation capabilities</p> <p>Saturation, rounding typically take extra cycles</p>
---	--

© 2007 BDTIINSIGHT • ANALYSIS • ADVICE
ON SIGNAL PROCESSING TECHNOLOGY14


© 2007 Berkeley Design Technology, Inc.

Use a Microprocessor, a DSP, or Both?



SIMD

Single Instruction, Multiple Data



Performs the same operation simultaneously on multiple sets of operands

- Under the control of a single instruction

Some SIMD processors support multiple data widths (for example, 32-bit, 16-bit, and 8-bit)

© 2007 BDTI INSIGHT • ANALYSIS • ADVICE ON SIGNAL PROCESSING TECHNOLOGY 15



Comparing DSPs and GPPs

SIMD Features

<p><u>Low-end DSP & GPP</u></p> <p>DSPs: very limited SIMD features</p> <ul style="list-style-type: none">• E.g., dual add, subtract of 16-bit fixed-point data <p>GPPs: No SIMD support</p>	<p><u>High-performance DSP & GPP</u></p> <p>DSPs: limited to extensive SIMD features</p> <ul style="list-style-type: none">• E.g., TigerSHARC<ul style="list-style-type: none">• 4 x 32-bit float• 4 x 32-bit integer• 8 x 16-bit integer• 16 x 8-bit integer <p>GPPs: extensive SIMD features</p> <ul style="list-style-type: none">• E.g., PowerPC 74xx<ul style="list-style-type: none">• 4 x 32-bit float• 4 x 32-bit integer• 8 x 16-bit integer• 16 x 8-bit integer
--	---

© 2007 BDTI INSIGHT • ANALYSIS • ADVICE ON SIGNAL PROCESSING TECHNOLOGY 16



Comparing DSPs and GPPs

SIMD Features

DSP-enhanced GPP
Moderate to extensive SIMD features

- E.g., ARM1136J-S
 - 1 × 32-bit integer
 - 2 × 16-bit integer
 - 4 × 8-bit integer

© 2007 BDTIINSIGHT • ANALYSIS • ADVICE
ON SIGNAL PROCESSING TECHNOLOGY17



Memory Structure

- Harvard vs Von Neumann
 - Harvard – separate memories for data and instructions
 - Von Neumann – single memory for data and instructions
- Bandwidth between processor and on-chip memory
- Size of on-chip memory
 - Larger memory is better for performance, but hurts cost and increases power
 - Fetching data from external memory consumes cycles and power
- Memory control
 - Caches
 - SRAM with DMA

© 2007 BDTIINSIGHT • ANALYSIS • ADVICE
ON SIGNAL PROCESSING TECHNOLOGY18



Use a Microprocessor, a DSP, or Both?

BDTi

Comparing DSPs and GPPs

Memory Architecture

<u>Low-end DSP</u> Harvard architecture 2-4 memory accesses per cycle No caches; on-chip SRAM DMA	<u>Low-end GPP</u> Von Neumann architecture Typically 1 access per cycle Typically use cache(s)
---	--





© 2007 BDTI INSIGHT • ANALYSIS • ADVICE ON SIGNAL PROCESSING TECHNOLOGY 19

BDTi

Comparing DSPs and GPPs

Memory Architecture

<u>High-performance DSP</u> Harvard architecture Per cycle accesses: <ul style="list-style-type: none">• 1-8 instructions• Two or more 16- to 64-bit data words Sometimes caches, often lockable, configurable as SRAM DMA	<u>High-performance GPP</u> Harvard architecture Per cycle accesses: <ul style="list-style-type: none">• 1-4 instructions• ~Two 32- to 64-bit or one 128-bit data word Use caches
--	--



© 2007 BDTI INSIGHT • ANALYSIS • ADVICE ON SIGNAL PROCESSING TECHNOLOGY 20

© 2007 Berkeley Design Technology, Inc.



Real-Time Considerations

- Performance
 - Can the processor handle the load?
- Non-determinism
 - Non-determinism causes load variance
 - Complicates optimization and debugging
 - Causes:
 - Dynamic processor features
 - Data-dependent algorithm behavior
 - Multi-tasking



Comparing DSPs and GPPs

Dynamic Features

Dynamic features are common in high-end GPPs to boost performance

- Superscalar execution
- Caches
- Branch prediction
- Data-dependent instruction execution times



These features are occasionally used in DSPs, too

Use a Microprocessor, a DSP, or Both?



Comparing DSPs and GPPs

Dynamic Features

<p><u>Low-end GPPs and DSPs</u></p> <p>GPPs:</p> <ul style="list-style-type: none">• Dynamic caches common <p>DSPs:</p> <ul style="list-style-type: none">• Rarely have dynamic features	<p><u>High-performance GPPs and DSPs</u></p> <p>GPPs: Moderate to extensive use of dynamic features</p> <ul style="list-style-type: none">• Dynamic caches standard• Superscalar execution, branch prediction common <p>DSPs: Mostly avoid dynamic features</p> <ul style="list-style-type: none">• Cache is most common dynamic feature• Superscalar execution rare• Branch prediction sometimes used
--	---

© 2007 BDTIINSIGHT • ANALYSIS • ADVICE
ON SIGNAL PROCESSING TECHNOLOGY23



Comparing DSPs and GPPs

Caches: Challenges

Caches work by lowering *average* access time

- They are effective at doing this in many applications
- But access times vary significantly

Some applications are sensitive to *maximum* access time

- E.g., many “hard-real-time” signal processing applications

Signal processing access patterns are often predictable

- Thus, DMA may be preferable to a cache
- Some caches provide pre-fetching capability
- Some DSPs’ caches can be locked or configured as part cache, part SRAM

© 2007 BDTIINSIGHT • ANALYSIS • ADVICE
ON SIGNAL PROCESSING TECHNOLOGY24

© 2007 Berkeley Design Technology, Inc.



Comparing DSPs and GPPs

Branch Prediction: Strengths and Weaknesses

In many applications, branch prediction is very accurate

- This includes signal processing applications, where most branches are part of for-next loops


Complex branch prediction algorithms introduce timing uncertainty

- It can be difficult to predict whether the prediction will be correct at any given instant



Multi-Issue Approaches

VLIW vs. Superscalar



Use a Microprocessor, a DSP, or Both?



Comparing DSPs and GPPs

Trade-offs: Superscalar vs. VLIW

Superscalar (high-performance GPPs, mostly)

- Increased hardware complexity
 - Silicon area, power consumption
- Dynamic behavior
 - Complex performance model, timing variability
- Increased performance with binary compatibility
- Decreased software complexity (programmer/compiler)

VLIW (high-performance DSPs, mostly)

- Decreased hardware complexity
- No dynamic behavior
- Binary compatibility difficult (downward direction)
- Increased software complexity

© 2007 BDTI

INSIGHT • ANALYSIS • ADVICE
ON SIGNAL PROCESSING TECHNOLOGY

27



Processor Selection Factors for Embedded DSP Applications



© 2007 BDTI

INSIGHT • ANALYSIS • ADVICE
ON SIGNAL PROCESSING TECHNOLOGY

28

© 2007 Berkeley Design Technology, Inc.

Use a Microprocessor, a DSP, or Both?



Development Effort

Compiler friendliness

- GPPs generally have the advantage
- SIMD difficult for compilers, whether GPP or DSP
 - Often requires assembly programming or use of intrinsics—both of which complicate software development

Development support

- DSPs have more 3rd party DSP-oriented IP, DSP-oriented tools
- GPPs have better non-DSP support

© 2007 BDTI

INSIGHT • ANALYSIS • ADVICE
ON SIGNAL PROCESSING TECHNOLOGY

29



Comparing DSPs and GPPs

Instruction Set

Low-end DSP

Specialized, complex instructions

Multiple operations per instruction

Poor orthogonality

Low-end GPP

General-purpose instructions

Typically only one operation per instruction

Good orthogonality

```
mac x0,y0,a x:(r0)+,x0 y:(r4)+,y0
```

```
mpy r2,r3,r4  
add r4,r5,r5  
mov (r0),r2  
mov (r1),r3  
inc r0  
inc r1
```

© 2007 BDTI

INSIGHT • ANALYSIS • ADVICE
ON SIGNAL PROCESSING TECHNOLOGY

30

© 2007 Berkeley Design Technology, Inc.

Use a Microprocessor, a DSP, or Both?



Comparing DSPs and GPPs

Instruction Set

<u>High-performance DSP</u>	<u>High-performance GPP</u>
Simple to moderately-complex instructions	<i>Baseline:</i> Simple instructions
Moderate to excellent orthogonality	Moderate to excellent orthogonality
	<i>With SIMD extensions:</i> Moderately complex instructions Moderate to excellent orthogonality

© 2007 BDTI
INSIGHT • ANALYSIS • ADVICE
ON SIGNAL PROCESSING TECHNOLOGY
31



Comparing DSPs and GPPs

Development Support

	DSPs	GPPs
Tools in general	Primitive to moderately sophisticated	Primitive to very sophisticated
DSP-specific tool support	Good to excellent E.g., cycle-accurate simulators, DSP C extensions	Poor but improving E.g., general lack of cycle-accurate simulators
3rd-party DSP software support	Poor to excellent	Limited but growing
Non-DSP 3rd-party software support	Limited but growing Few to moderate RTOS options	Extensive Few to extensive RTOS options
Links w/other high-level tools	E.g., MATLAB	E.g., GUI builders

© 2007 BDTI
INSIGHT • ANALYSIS • ADVICE
ON SIGNAL PROCESSING TECHNOLOGY
32

© 2007 Berkeley Design Technology, Inc.

Use a Microprocessor, a DSP, or Both?

BDTi

Processor Selection Factors for Embedded DSP Applications

Performance
Development Effort
Development Risk
Roadmap Risk
Cost
Size
Power

© 2007 BDTI INSIGHT • ANALYSIS • ADVICE
ON SIGNAL PROCESSING TECHNOLOGY 33

BDTi

Comparing DSPs and GPPs

Compatibility and Availability

<u>Low-end DSP</u> Mostly proprietary architectures <ul style="list-style-type: none">• I.e., one architecture, one vendor Varying compatibility between successive generations Rarely available as licensable core	<u>Low-end GPP</u> Many shared architectures <ul style="list-style-type: none">• I.e., one architecture, several (to many) vendors Often binary compatibility between successive generations Often available as licensable core <ul style="list-style-type: none">• E.g., ARM, MIPS
--	--

© 2007 BDTI INSIGHT • ANALYSIS • ADVICE
ON SIGNAL PROCESSING TECHNOLOGY 34

© 2007 Berkeley Design Technology, Inc.

Use a Microprocessor, a DSP, or Both?

BDTi

Comparing DSPs and GPPs

Compatibility and Availability

<u>High-performance DSP</u>	<u>High-performance GPP</u>
Mostly proprietary architectures	Mostly shared architectures <ul style="list-style-type: none">• PowerPC, MIPS, ARM, x86
Sometimes binary compatibility between successive generations <ul style="list-style-type: none">• E.g., 'C6xxx	Usually binary compatibility between successive generations
Sometimes available as licensable core <ul style="list-style-type: none">• E.g. CEVA-X	Sometimes available as licensable core <ul style="list-style-type: none">• E.g., ARM, MIPS

© 2007 BDTI INSIGHT • ANALYSIS • ADVICE ON SIGNAL PROCESSING TECHNOLOGY 35

BDTi

Processor Selection Factors for Embedded DSP Applications

Performance
Development Effort
Development Risk
Roadmap Risk
Cost
Size
Power

© 2007 BDTI INSIGHT • ANALYSIS • ADVICE ON SIGNAL PROCESSING TECHNOLOGY 36

© 2007 Berkeley Design Technology, Inc.

Use a Microprocessor, a DSP, or Both?



Cost

- Hardware cost
 - System cost
 - Chip cost
 - On-chip integration
 - Fewer components may lower component costs
 - SoC cost
 - Die size
 - Dynamic features use silicon (e.g., superscalar vs. VLIW)
 - Royalties

© 2007 BDTIINSIGHT • ANALYSIS • ADVICE
ON SIGNAL PROCESSING TECHNOLOGY37



Comparing DSPs and GPPs

On-Chip Integration

<p><u>Low-end GPPs and DSPs</u></p> <p>Typically, wide range of on-chip peripherals and I/O interfaces</p> <p>Often oriented towards consumer applications</p> <ul style="list-style-type: none">• E.g., USB, serial ports, I²S, GPIO, ...	<p><u>High-performance GPPs and DSPs</u></p> <p>Moderate to extensive on-chip integration</p> <ul style="list-style-type: none">• PC CPUs offer very little on-chip integration <p>Often oriented towards specific applications</p> <ul style="list-style-type: none">• Viterbi decoding coprocessors, UTOPIA ports, ...
---	--

© 2007 BDTIINSIGHT • ANALYSIS • ADVICE
ON SIGNAL PROCESSING TECHNOLOGY38

© 2007 Berkeley Design Technology, Inc.

Use a Microprocessor, a DSP, or Both?

BDTi

Processor Selection Factors for Embedded DSP Applications

Performance
Development Effort
Development Risk
Roadmap Risk
Cost
Size
Power

© 2007 BDTI INSIGHT • ANALYSIS • ADVICE
ON SIGNAL PROCESSING TECHNOLOGY 39

BDTi

Processor Selection Factors for Embedded DSP Applications

Performance
Development Effort
Development Risk
Roadmap Risk
Cost
Size
Power

© 2007 BDTI INSIGHT • ANALYSIS • ADVICE
ON SIGNAL PROCESSING TECHNOLOGY 40

© 2007 Berkeley Design Technology, Inc.

Use a Microprocessor, a DSP, or Both?



Power

- Parallelism
 - Parallel computation allows lower clock rate
- Dynamic features
 - Caches may cause data/instruction traffic increase
 - Superscalar – hardware scheduling consumes power
- On-chip integration
 - Memory architecture
 - Fetching data from external source expensive
 - Smart peripherals aid parallelism, may enable more processor sleep time

© 2007 BDTI

INSIGHT • ANALYSIS • ADVICE
ON SIGNAL PROCESSING TECHNOLOGY

41



Comparing Performance

When evaluating processors for signal processing, application-specific, product-specific considerations dominate

- Relative performance can vary dramatically depending on the benchmark

Vendor performance claims should be viewed skeptically

- “MIPS” = ...
- Benchmarks are a sharp tool

Performance is more than speed

- Cost/perf, energy efficiency, memory use ...



© 2007 BDTI

INSIGHT • ANALYSIS • ADVICE
ON SIGNAL PROCESSING TECHNOLOGY

42


© 2007 Berkeley Design Technology, Inc.

Use a Microprocessor, a DSP, or Both?



© 2007 Berkeley Design Technology, Inc.

Use a Microprocessor, a DSP, or Both?



When Should You Consider a DSP?

- You need maximum performance or efficiency on a signal-processing-heavy workload
- You have compatible software you want to re-use
- Your developers are already familiar with it
- You need limited non-signal-processing software
- You'll be developing demanding DSP software
- A DSP offers good off-the-shelf software for your application
- You don't need a full-featured operating system
- You need maximum execution-time determinism
- A DSP offers superior integration

© 2007 BDTI INSIGHT • ANALYSIS • ADVICE ON SIGNAL PROCESSING TECHNOLOGY 46

© 2007 Berkeley Design Technology, Inc.



When Should You Consider a GPP?

- A GPP offers sufficient performance and efficiency on your signal-processing-heavy workload
- You have compatible software you want to re-use
- You want to be able to switch vendors but not ISAs
- Your developers are already familiar with it
- You need extensive non-signal-processing software
- You'll won't be developing much DSP software
- A GPP offers good off-the-shelf software for your application
- You need a full-featured operating system
- Execution-time determinism is not critical
- A GPP offers superior integration



Can I Have the Best of Both Worlds?

Maybe.

Options include:

- Two processors
 - One or two chips
 - But: Cost; multiprocessor software development
- DSP-enhanced GPP
 - But: Typically compromise on DSP-oriented tools, software, integration
- Media processors / application processors
 - But: Tend to be focused on multimedia applications

Use a Microprocessor, a DSP, or Both?



For More Information...

www.BDTI.com

Inside DSP newsletter and quarterly reports

Benchmark scores for dozens of processors

Pocket Guide to Processors for DSP

- Basic stats on over 40 processors

Articles, white papers, and presentation slides

- Processor architectures and performance
- Signal processing applications
- Signal processing software optimization

comp.dsp FAQ




6th Edition

© 2007 BDTI

INSIGHT • ANALYSIS • ADVICE
ON SIGNAL PROCESSING TECHNOLOGY

49