



© 2003 Berkeley Design Technology, Inc.







© 2003 Berkeley Design Technology, Inc.

















© 2003 Berkeley Design Technology, Inc.









© 2003 Berkeley Design Technology, Inc.













	DNT.
Xilinx	<b>BNII</b>
<ul> <li>Soft IP blocks; e.g.,</li> <li>Reed-Solomon encoder, Viterbi decoder, turbo decoder</li> <li>ARC processor, MicroBlaze CPU</li> </ul>	
Sophisticated "Core Generator" tool for generating parameterized IP blocks	
Simulink to FPGA link via "System Generator"	
© 2003 Berkeley Design Technology, Inc.	22

© 2003 Berkeley Design Technology, Inc.

	Distributed Arithmetic FIR Filter				
Xilinx FIR Filter Generator	Component Name.  Filter Type				
CIN DOUT	Mareter of Chevoels:         1				
	Frightementation Option     Genetic Coloce Option/Option     Genetic Coloce Option/Option     Filler     Filler				
	Design Mit Latency+ TELIK incles Class cycles/sample+ TT ck cycles				



© 2003 Berkeley Design Technology, Inc.







![](_page_13_Figure_2.jpeg)

© 2003 Berkeley Design Technology, Inc.

BDTI Communications Benchmark <sup>™</sup>							
	Motorola MSC8101 (300 MHz)	Altera Stratix 1S20-6 (Preliminary)	Altera Stratix 1S80-6 (Preliminary)				
Channels	<<1	~10	~50				
Cost (1 ku)	\$116	\$325	\$3,480				
From BDTI's report,	FPGAs for DSP.						
) 2003 Berkeley Design Tech	nology, Inc.			29			

![](_page_14_Figure_2.jpeg)

![](_page_14_Figure_3.jpeg)

![](_page_15_Figure_1.jpeg)

![](_page_15_Picture_2.jpeg)

© 2003 Berkeley Design Technology, Inc.

![](_page_16_Figure_1.jpeg)

Gradin	g the <i>i</i>	Alterr	native	S		801	li
	DSPs	GPPs	FPGAs	Custom Cores	ASICs	ASSPs	
Design Effort	В	А	D	С	E	A+	
Design Flexibility	E	E	В	С	А	E	
Run-time Flexibility	С	В	А	С	E	E	
Top Speed	D	E	В	С	А	А	
Energy Efficiency	С	D	С	В	А	А	
0 2003 Berkeley Design	i Technology, Ind	) D.			A = Best,	E = Worst	, 34

![](_page_17_Figure_1.jpeg)

![](_page_17_Picture_2.jpeg)

![](_page_18_Figure_1.jpeg)