[1] In this schematic showing an early digital signal-processing (DSP) processor memory architecture and data path flow, the two separate memory spaces are accessible by two separate buses—referred to as a "Harvard memory architecture." DSP processors use Harvard memory architectures to support the high data bandwidth requirements of typical DSP applications.