Case Study: The TMS320C62xx
Radical new VLIW-like architecture
Simple, RISC-like instructions with few
restrictions
8 execution units (including 2 multipliers and
4 ALUs) produce 2 MACs/cycle
Deep, complicated pipeline
Previous slide
Next slide
Back to first slide
View graphic version