Case Study: The DSP16xxx

• Traditional DSP architecture, but with major

additions

• Dual multipliers, wider memory buses yield

2 MACs/cycle

• Complex instructions, restrictions on parallel

operations and register usage

• Simple pipeline

Previous slide

Next slide

Back to first slide

View graphic version