





© 1999 Berkeley Design Technology, Inc.







| FIR | Filtering on the 'C62xx |
|---|---|
| Can execute up to eight 32-bit instruction s → in parallel | LOOP: ADD .L1 A0,A3,A0 ADD .L2 B1,B7,B1 MPYHL .M1X A2,B2,A3 MPYLH .M2X A2,B2,B7 LDW .D2 *B4++,B2 LDW .D1 *A7,A2 [B0] ADD .S2 -1,B0,B0 [B0] B .S1 LOOP |
| dotprod: | <pre>onventional DSP (ss), MX0=DM(I0,M0),MY0=PM(I4,M4); © 1999 Berkeley Design Technology, Inc.</pre> |
















© 1999 Berkeley Design Technology, Inc.


















| Processor | Issue width | Data memory bandwidth (16-bit words) | Instruction size | Clock (MHz) | Pipeline depth | Notable characteristics | | |
|-------------|----------------|--|-------------------------------|----------------|-------------------|------------------------------------|--|--|
| TMS320C62xx | 8 | 4 words/cycle | 32 bits | 250 | 11 | 1st VLIW-based DSP processor | | |
| SC140 | 6 | 8 words/cycle | 16 bits w/ 16-bit prefixes | 300* | 5 | Scalable, approach to compact code | | |
| TigerSHARC | 4 | 16 words/cycle | 32 bits | 250* | 8 | SIMD + VLIW, data type agility | | |
| Carmel | 2,6 | 4 words/cycle | 24/48 bits | 120 | 8 | CLIW instructions 4 AGUs | | |
| - | | | | | | CLIW instruct | | |

© 1999 Berkeley Design Technology, Inc.





© 1999 Berkeley Design Technology, Inc.