


Microprocessors vs. DSPs: Fundamentals and Distinctions


Optimized DSP Software • Independent DSP Analysis



**Microprocessors vs. DSPs:
Fundamentals and Distinctions**
Embedded Systems Conference
(Workshop 324)

Berkeley Design Technology, Inc.
<http://www.BDTI.com>

© 2004 Berkeley Design Technology, Inc.



Workshop Outline

- *Definitions*
- *DSP Algorithms Shape DSPs*
- *Comparing DSPs and GPPs*
- *Comparing Performance*
- *When to Use Which*
- *Conclusions*

© 2004 Berkeley Design Technology, Inc. 2

© 2004 Berkeley Design Technology, Inc.

Microprocessors vs. DSPs: Fundamentals and Distinctions



Definitions

Microprocessors—General-Purpose Processors (GPPs)

- CPUs for PCs and workstations
 - E.g., Intel Pentium III
- 32-bit GPPs for embedded applications
 - E.g., ARM ARM7

Digital Signal Processors (DSPs)

- Microprocessors specialized for signal processing applications

Basic DSP/GPP

- Architectures targeting extremely cost sensitive markets, often older architectures

High Performance DSP/GPP

- Architectures that use advanced techniques to improve parallelism, performance
- Usually have higher clock rates

© 2004 Berkeley Design Technology, Inc.

3



DSP Algorithms Shape DSPs

How Signal Processing is Different From Other Tasks


- Very computationally demanding
- Requires attention to numeric fidelity
- High memory bandwidth requirements
- Streaming data—and lots of it
- Predictable data access patterns
- Execution-time locality
- Math-centric
- Real-time constraints
- Standards: algorithms, interfaces

© 2004 Berkeley Design Technology, Inc.

4

© 2004 Berkeley Design Technology, Inc.


Microprocessors vs. DSPs: Fundamentals and Distinctions



DSP Algorithms Shape DSPs

<i>Computational demands</i>	➔	<i>Multiple parallel execution units, hardware acceleration of common DSP functions</i>
<i>Numeric fidelity</i>	➔	<i>Accumulator registers, guard bits, saturation hardware</i>
<i>High memory bandwidth</i>	➔	<i>Harvard architecture, support for parallel moves</i>
<i>Predictable data access patterns</i>	➔	<i>Specialized addressing modes, e.g., modulo, bit-reversed</i>

© 2004 Berkeley Design Technology, Inc. 5




DSP Algorithms Shape DSPs

<i>Execution-time locality</i>	➔	<i>Hardware looping, streamlined interrupt handling</i>
<i>Math-centricity</i>	➔	<i>Single-cycle multiplier(s) or MAC unit(s), MAC instruction</i>
<i>Streaming data</i>	➔	<i>No data cache; DMA</i>
<i>Real-time constraints</i>	➔	<i>Few dynamic features, on-chip RAM instead of cache</i>
<i>Standards</i>	➔	<i>16-bit data types; rounding, saturation modes</i>

© 2004 Berkeley Design Technology, Inc. 6

© 2004 Berkeley Design Technology, Inc.

Microprocessors vs. DSPs: Fundamentals and Distinctions




Comparing DSPs and GPPs

Architecture Type

<p>Basic DSP and GPP</p> <p><u>Single-issue</u></p> <ul style="list-style-type: none">• <i>DSP</i><ul style="list-style-type: none">• <i>Compound instructions perform multiple operations, e.g., multiply + load + modify address register</i>• <i>GPP</i><ul style="list-style-type: none">• <i>RISC instructions perform single operation, e.g., add, load, or store</i>	<p>High-Performance DSP and GPP</p> <p><u>Superscalar or VLIW</u></p> <ul style="list-style-type: none">• <i>DSPs typically VLIW</i><ul style="list-style-type: none">• <i>Up to 8 instructions/cycle</i>• <i>E.g., TMS320C64xx, SC140, TigerSHARC</i>• <i>GPPs typically superscalar</i><ul style="list-style-type: none">• <i>Up to 4 instructions/cycle</i>• <i>E.g., PowerPC 74xx</i>• <i>Both classes usually include SIMD instructions</i>• <i>Both classes may include dynamic features, but more common on GPPs</i>
---	---

© 2004 Berkeley Design Technology, Inc. 7



Comparing DSPs and GPPs

Trade-Offs: Superscalar vs. VLIW

Superscalar (High-performance GPPs, mostly)


- *Increased hardware complexity*
 - *Silicon area, power consumption*
- *Dynamic behavior*
 - *Complex performance model, timing variability*
- *Increased performance with binary compatibility*
- *Decreased software complexity (programmer/compiler)*

VLIW (High-performance DSPs, mostly)

- *Decreased hardware complexity*
- *No dynamic behavior*
- *Binary compatibility difficult*
- *Increased software complexity*

© 2004 Berkeley Design Technology, Inc. 8

Microprocessors vs. DSPs: Fundamentals and Distinctions




Comparing DSPs and GPPs

Data Path

<p>Basic DSP</p> <p><i>Dedicated hardware performs all key arithmetic operations in 1 cycle</i></p> <p><i>Hardware support for managing numeric fidelity:</i></p> <ul style="list-style-type: none">• Shifters• Guard bits• Saturation• Rounding modes	<p>Basic GPP</p> <p><i>Multiplies often take >1 cycle</i></p> <p><i>Multi-bit shifts often take >1 cycle</i></p> <p><i>Saturation, rounding typically take multiple cycles</i></p>
--	---

© 2004 Berkeley Design Technology, Inc. 9



Comparing DSPs and GPPs


Data Path

<p>High-Performance DSP</p> <p><i>Up to 6 arithmetic units</i></p> <ul style="list-style-type: none">• Extensive SIMD support in some cases <p><i>Some specialized arithmetic units</i></p> <ul style="list-style-type: none">• E.g., MAC unit, Viterbi unit <p><i>Limited bit-manipulation capabilities</i></p> <ul style="list-style-type: none">• But good support for block floating-point	<p>High-Performance GPP</p> <p><i>1-3 arithmetic units</i></p> <ul style="list-style-type: none">• Extensive SIMD support in many cases <p><i>General-purpose arithmetic units</i></p> <ul style="list-style-type: none">• E.g., integer unit, floating-point unit <p><i>May have superior bit-manipulation capabilities</i></p> <ul style="list-style-type: none">• But limited support for block floating-point
---	--

© 2004 Berkeley Design Technology, Inc. 10

© 2004 Berkeley Design Technology, Inc.

Microprocessors vs. DSPs: Fundamentals and Distinctions




Comparing DSPs and GPPs

SIMD Features

<u>Basic DSP and GPP</u>	<u>High-Performance DSP and GPP</u>
<p><i>Very limited SIMD features in basic DSP</i></p> <ul style="list-style-type: none">• E.g., dual add, subtract of 16-bit fixed-point data <p><i>No SIMD support in basic GPP</i></p>	<p><i>Limited to extensive SIMD features in high-end DSPs</i></p> <ul style="list-style-type: none">• E.g., TigerSHARC<ul style="list-style-type: none">• 4 x 32-bit float• 4 x 32-bit integer• 8 x 16-bit integer• 16 x 8-bit integer <p><i>Extensive SIMD features in high-end GPPs</i></p> <ul style="list-style-type: none">• E.g., PowerPC 74xx<ul style="list-style-type: none">• 4 x 32-bit float• 4 x 32-bit integer• 8 x 16-bit integer• 16 x 8-bit integer

© 2004 Berkeley Design Technology, Inc. 11



Comparing DSPs and GPPs

SIMD: Challenges

Each instruction performs lots of work

- Data parallelism

Algorithms, data organization must be amenable to data-parallel processing


- May require programmer creativity, alternative algorithms
- Data-reorganization penalties can be significant

Compilers generally don't use SIMD capabilities

Most effective on algorithms that process large blocks of data

© 2004 Berkeley Design Technology, Inc. 12

Microprocessors vs. DSPs: Fundamentals and Distinctions




Comparing DSPs and GPPs

Instruction Set

<p><u>Basic DSP</u></p> <p><i>Specialized, complex instructions</i></p> <p><i>Multiple operations per instruction</i></p> <p><i>Poor orthogonality</i></p>	<p><u>Basic GPP</u></p> <p><i>General-purpose instructions</i></p> <p><i>Typically only one operation per instruction</i></p> <p><i>Good orthogonality</i></p>
---	---

<pre>mac x0,y0,a x:(r0)+,x0 y:(r4)+,y0</pre>	<pre>mpy r2,r3,r4 add r4,r5,r5 mov (r0),r2 mov (r1),r3 inc r0 inc r1</pre>
--	--

© 2004 Berkeley Design Technology, Inc. 13



Comparing DSPs and GPPs

Instruction Set

<p><u>High-Performance DSP</u></p> <p><i><u>VLIW:</u></i></p> <p><i>Simple to moderately-complex instructions</i></p> <p><i>Moderate orthogonality</i></p> <p><i><u>Superscalar and enhanced conventional:</u></i></p> <p><i>Complex instructions</i></p> <p><i>Poor to good orthogonality</i></p>	<p><u>High-Performance GPP</u></p> <p><i><u>Baseline:</u></i></p> <p><i>Simple instructions</i></p> <p><i>Moderate to excellent orthogonality</i></p> <p><i><u>With SIMD extensions:</u></i></p> <p><i>Moderately complex instructions</i></p> <p><i>Moderate to excellent orthogonality</i></p>
--	--

© 2004 Berkeley Design Technology, Inc. 14

© 2004 Berkeley Design Technology, Inc.



Microprocessors vs. DSPs: Fundamentals and Distinctions

BDTi

Comparing DSPs and GPPs

Memory Architecture

<p><u>Basic DSP</u></p> <p><i>Harvard architecture</i></p> <p><i>2-4 memory accesses per cycle</i></p> <p><i>No caches; on-chip SRAM</i></p>	<p><u>Basic GPP</u></p> <p><i>Von Neumann architecture</i></p> <p><i>Typically 1 access per cycle</i></p> <p><i>Typically use cache(s)</i></p>
---	---



© 2004 Berkeley Design Technology, Inc. 15

BDTi

Comparing DSPs and GPPs

Memory Architecture

<p><u>High-Performance DSP</u></p> <p><i>Harvard architecture</i></p> <p><i>Per cycle accesses:</i></p> <ul style="list-style-type: none"> • 1-8 instructions • ~two 16- to 64-bit data words <p><i>Usually no caches</i></p>	<p><u>High-Performance GPP</u></p> <p><i>Harvard architecture</i></p> <p><i>Per cycle accesses:</i></p> <ul style="list-style-type: none"> • 1-4 instructions • ~two 32- to 64-bit or one 128-bit data word <p><i>Usually use caches</i></p>
--	---

© 2004 Berkeley Design Technology, Inc. 16

© 2004 Berkeley Design Technology, Inc.

Microprocessors vs. DSPs: Fundamentals and Distinctions



Comparing DSPs and GPPs

Caches: Challenges

Caches work by lowering average access time

- They are effective at doing this in many applications*
- But access times vary significantly*

Some applications are sensitive to maximum access time (not average)

- E.g., many "hard-real-time" signal processing applications*

Signal processing application access patterns tend to be predictable

- Thus, DMA may be preferable to a cache*
- Some recent caches provide pre-fetching capability*

© 2004 Berkeley Design Technology, Inc.

17



Comparing DSPs and GPPs

Addressing

Basic and High Performance DSP

Dedicated address-generation units

Specialized addressing modes

- Autoincrement*
- Modulo (circular)*
- Bit-reversed (for FFT)*

Basic and High Performance GPP

Often, no separate address-generation units


General-purpose addressing modes

© 2004 Berkeley Design Technology, Inc.

18

© 2004 Berkeley Design Technology, Inc.

Microprocessors vs. DSPs: Fundamentals and Distinctions




Comparing DSPs and GPPs

Program Control

<u>Basic DSP</u>	<u>Basic GPP and High Performance GPP and DSP</u>
<i>Hardware looping</i>	<i>Software loops only</i>
<i>Interrupts disabled during certain operations</i>	<i>Interrupts rarely disabled</i>
<i>Limited or no register shadowing</i>	<i>Register shadowing common in GPPs</i>

Latency typically a few cycles
May support fast interrupts

© 2004 Berkeley Design Technology, Inc. 19



Comparing DSPs and GPPs

Dynamic Features


Dynamic features are used heavily in high-end GPPs to boost performance

- *Superscalar execution*
- *Caches*
- *Branch prediction*
- *Data-dependent instruction execution times*

These features are occasionally used in DSPs too

These features complicate software development for real-time DSP applications


- *Ensuring real-time behavior*
- *Optimizing code*



© 2004 Berkeley Design Technology, Inc. 20

© 2004 Berkeley Design Technology, Inc.

Microprocessors vs. DSPs: Fundamentals and Distinctions




Comparing DSPs and GPPs

Dynamic Features

<p><u>Basic GPPs and DSPs</u></p> <p><i>GPPs:</i></p> <ul style="list-style-type: none">• <i>Dynamic caches common</i> <p><i>DSPs:</i></p> <ul style="list-style-type: none">• <i>Rarely have dynamic features</i><ul style="list-style-type: none">• <i>Small "loop buffer" instruction cache exception</i>	<p><u>High-Performance GPPs and DSPs</u></p> <p><i>GPPs: Moderate to extensive use of dynamic features</i></p> <ul style="list-style-type: none">• <i>Dynamic caches standard</i>• <i>Superscalar execution, branch prediction common</i> <p><i>DSPs: Generally avoid dynamic features</i></p> <ul style="list-style-type: none">• <i>Dynamic cache is most common dynamic feature</i>• <i>Superscalar execution, branch prediction rare</i>
---	---

© 2004 Berkeley Design Technology, Inc. 21



Comparing DSPs and GPPs

Branch Prediction: Strengths and Weaknesses

In many applications, branch prediction is very accurate


- *This includes signal processing applications, where most branches are part of for-next loops*

Complex branch prediction algorithms introduce timing uncertainty

- *It can be difficult to predict whether the prediction will be correct at any given instant*

© 2004 Berkeley Design Technology, Inc. 22

Microprocessors vs. DSPs: Fundamentals and Distinctions




Comparing DSPs and GPPs

On-Chip Integration

<p><u>Basic DSP</u></p> <p><i>Relatively narrow range of on-chip peripherals and I/O interfaces</i></p> <p><i>DSP-oriented on-chip integration features</i></p> <ul style="list-style-type: none">• E.g., "autobuffered" synchronous serial port... <p><i>Typical complement:</i></p> <ul style="list-style-type: none">• 2+ buffered synchronous serial ports, six-channel DMA controller, I²C port, 3+ timers, 8 bit I/O pins	<p><u>Basic GPP</u></p> <p><i>Wide range of on-chip peripherals and I/O interfaces</i></p> <p><i>Not DSP-oriented</i></p> <ul style="list-style-type: none">• E.g., asynchronous serial port... <p><i>Typical complement:</i></p> <ul style="list-style-type: none">• LCD controller, flash controller, parallel port, 27 bit I/O, IrDA port, two RS-232 UART ports
---	--

© 2004 Berkeley Design Technology, Inc. 23




Comparing DSPs and GPPs

On-Chip Integration

<p><u>High-Performance DSP</u></p> <p><i>Moderate on-chip integration</i></p> <p><i>Somewhat DSP-oriented</i></p> <p><i>Generally not tailored to an application</i></p>	<p><u>High-Performance GPP</u></p> <p><i>High-end Embedded:</i></p> <p><i>Moderate to extensive on-chip integration</i></p> <p><i>May be oriented to a specific application</i></p> <p><i>PC CPU:</i></p> <p><i>Very little integration</i></p> <ul style="list-style-type: none">• L1, L2 caches, bus interfaces, MMU <p><i>Significant support/interface hardware required</i></p>
---	---

© 2004 Berkeley Design Technology, Inc. 24

Microprocessors vs. DSPs: Fundamentals and Distinctions




Comparing DSPs and GPPs

Compatibility and Availability

<u>Basic DSP</u>	<u>Basic GPP</u>
<i>Mostly proprietary architectures</i> <ul style="list-style-type: none">• I.e., one architecture, one vendor	<i>Many shared architectures</i> <ul style="list-style-type: none">• I.e., one architecture, several (to many) vendors
<i>Limited (at best) compatibility between successive generations</i>	<i>Often binary compatibility between successive generations</i>
<i>Not typically available as licensable core</i>	<i>Often available as licensable core</i> <ul style="list-style-type: none">• E.g., ARM, MIPS

© 2004 Berkeley Design Technology, Inc. 25



Comparing DSPs and GPPs


Compatibility and Availability

<u>High-Performance DSP</u>	<u>High-Performance GPP</u>
<i>Mostly proprietary architectures</i> <ul style="list-style-type: none">• Exception: SC1xxx	<i>Mostly shared architectures</i> <ul style="list-style-type: none">• PowerPC, MIPS, ARM, x86
<i>Limited compatibility between successive generations</i> <ul style="list-style-type: none">• TMS320C62/64 exception	<i>Usually binary compatibility between successive generations</i>
<i>Usually not available as licensable cores</i> <ul style="list-style-type: none">• Exception: SC1xxx, Ceva-X	<i>Sometimes available as licensable core</i> <ul style="list-style-type: none">• E.g., ARM, MIPS, SH-5

© 2004 Berkeley Design Technology, Inc. 26

© 2004 Berkeley Design Technology, Inc.

Microprocessors vs. DSPs: Fundamentals and Distinctions




Comparing DSPs and GPPs

Development Support

	DSPs	GPPs
Tools	<i>Primitive to moderately sophisticated</i>	<i>Primitive to very sophisticated</i>
DSP-specific tool support	<i>Good to excellent E.g., cycle-accurate simulators, DSP C extensions</i>	<i>Poor but improving E.g., general lack of cycle-accurate simulators</i>
3rd-party DSP software support	<i>Poor to excellent</i>	<i>Limited but growing</i>
Non-DSP 3rd-party software support	<i>Poor Few to moderate RTOS options</i>	<i>Extensive Few to extensive RTOS options</i>
Links w/other high-level tools	<i>E.g., MATLAB</i>	<i>E.g., GUI builders</i>

© 2004 Berkeley Design Technology, Inc. 27



Comparing Performance

When evaluating processors for signal processing, application-specific, product-specific considerations dominate

- Relative performance can vary dramatically depending on the benchmark*

Vendor performance claims should be viewed skeptically

- "MIPS" = ...*
- Benchmarks are a sharp tool*



Performance is more than speed

- Cost/perf, energy efficiency, memory use...*

© 2004 Berkeley Design Technology, Inc. 28


© 2004 Berkeley Design Technology, Inc.

Microprocessors vs. DSPs: Fundamentals and Distinctions



© 2004 Berkeley Design Technology, Inc.


Microprocessors vs. DSPs: Fundamentals and Distinctions



When to Use Which

<u>DSP</u>	<u>GPP</u>
<ul style="list-style-type: none">• <i>Heavy signal processing requirements</i>• <i>Limited control processing</i> • <i>The DSP is incumbent</i>• <i>Software compatibility between generations not required</i>• <i>Multi-vendor architecture not desired</i>• <i>DSP has better integration for application</i>	<ul style="list-style-type: none">• <i>Modest signal processing requirements</i>• <i>Extensive control processing</i><ul style="list-style-type: none">• <i>Especially if code density and portability are important</i> • <i>The GPP is incumbent</i>• <i>Software compatibility between generations required</i>• <i>Multi-vendor architecture desired</i>• <i>GPP has better integration for application</i>

© 2004 Berkeley Design Technology, Inc. 31



When to Use Which

Challenges in Using GPPs for Signal Processing Tasks

- Not enough DSP horsepower*
 - *Usually an issue only for very basic GPPs or very demanding applications*
- Limited memory bandwidth*
 - *Again, mostly an issue for basic GPPs*
- Lack of execution-time predictability*
- High cost, power consumption*
 - *True of PC CPU class GPPs*
- Few DSP-oriented development tools*
 - *E.g., lack of cycle-accurate simulators*
- Few DSP-oriented software libraries*
- Limited on-chip integration in some cases*

© 2004 Berkeley Design Technology, Inc. 32

Microprocessors vs. DSPs: Fundamentals and Distinctions



When to Use Which

Challenges in Using DSPs for Non-Signal-Processing Tasks

Limited data-type agility

- *Focus on 16-bit fixed-point*

Momentum of popular GPP architectures

Generally inferior tools (except for DSP-oriented features)

Inferior third-party support for non-DSP tasks

- *E.g., RTOSs*

Proprietary architectures

© 2004 Berkeley Design Technology, Inc.

33



Conclusions

Take-Away Points

Since GPPs and DSPs often have comparable performance, other factors become prominent:

- *Energy efficiency*
- *Integration*
- *Compatibility, availability*
 - *Multi-vendor architectures*
 - *Licensable cores*
- *Tools*
 - *DSP-oriented*
 - *Other-oriented*
- *Software, availability*

© 2004 Berkeley Design Technology, Inc.

34

© 2004 Berkeley Design Technology, Inc.

Microprocessors vs. DSPs: Fundamentals and Distinctions



Conclusions

Will DSP-Capable GPPs Render DSPs Obsolete?

No, but they will pose increasingly strong competition

- *In PCs, PDAs, and other CPU-centric devices, CPUs will handle DSP tasks*
- *In embedded apps, increasingly competent hybrid processors will challenge DSPs*

Software infrastructure is key

- *DSPs have the advantage for DSP tasks*
- *GPPs have the advantage for other tasks*

For DSPs, the competitive field has become much larger

- *Differentiating criteria are changing*

© 2004 Berkeley Design Technology, Inc.

35



For More Information...

www.BDTI.com

Free Information

- *Processor benchmarking*
 - *BDTImark2000™ scores for dozens of processors*
- *Pocket Guide to Processors for DSP*
 - *Basic stats on 40+ processors*
- *White papers/presentation slides on*
 - *DSP software optimization*
 - *Processor architectures and performance*
- *Article reprints on DSP-oriented processors and applications*
 - *EE Times*
 - *IEEE Spectrum*
 - *IEEE Computer and others*
- *comp.dsp FAQ*



2004 Edition
36

© 2004 Berkeley Design Technology, Inc.

© 2004 Berkeley Design Technology, Inc.